Introduction
Resonant tunneling diodes (RTDs) / high electron mobility transistors (HEMTs) circuits are very attractive for various ultra high-speed digital and analog circuit applications [1, 2] , because an RTD features negative differential resistance (NDR) characteristics, which provides the reduction of circuit complexity, and highspeed switching time. We developed a novel RTD fabrication process suitable for highly integrated RTD/HEMT ICs. A small difference in the mesa height between an RTD and a HEMT need to be used when integrating them. Usually lower electrodes of RTDs are fabricated on a thick n-InGaAs contact layer (200 nm), which results in large mesa height as shown in Fig. 1 . Therefore, fabricating the lower electrodes of the RTDs on the cap layer of the HEMTs is desirable to reduce this difference in mesa height and to simplify the epitaxial structure. However, the horizontal resistance component between the RTD mesa and the lower electrode is not negligible because the cap layer of the HEMTs is very thin (50 nm). This series resistance results in high driving voltage and power consumption.
In this work, we developed self-aligned InP-based RTDs with a two-step electrode to reduce the series resistance component for high integration and to simplify the process on RTD/HEMT circuits. Furthermore, we fabricated a return-to-zero delayed flip-flop (RZ-DFF) composed of monostable-bistable transition logic element (MOBILE) using a two-step electrode self-aligned process. Figure 2 shows the schematic cross sectional view of our fabricated InAlAs/InGaAs RTD with the lower electrode on the n-InGaAs cap layer of the HEMT using self-aligned process and conventional process. All the epitaxial layers were grown by metalorganic vapor phase epitaxy (MOVPE). The RTD structure, which was grown on a HEMT structure with a cap layer of 50 nm, consists of n-InGaAs/i-InGaAs/i-In 0.34 Al 0.66 As/i-InGaAs/i-In 0.34 Al 0.66 As/ i-InGaAs/n-InGaAs and a total thickness in the RTD of 132 nm. Each layer without barrier layers was lattice matched to InP. The n-InP etch-stopper layer was inserted between an RTD and a HEMT. Both the gate electrode and the gate recess of the HEMT were formed by electron-beam lithography, and the gate length was 0.13 µm. The peak current density (J p ) and the peak-to-valley current ratio (PVCR) of the RTD is 1 10 5 A/cm 2 and 7.7, respectively. The parasitic series resistance of the RTD mainly consists of the contact resistance (R c ) and the horizontal resistance at a cap layer of the HEMT (R hor ), as shown in Fig. 2 .
Device Fabrication
All of the electrodes on the conventional RTD were fabricated after wet chemical etching of the RTD mesa. However, to produce the self-aligned RTD, the upper electrode was formed first. Then, the RTD mesa was fabricated by wet chemical etching using an upper electrode as an etching mask. We did the process overtime to etch at the side of the RTD. Next, the first step of the lower electrode was evaporated over the RTD mesa, and the second step of the lower electrode was evaporated thickly at the area separated from the RTD mesa to decrease the horizontal resistance component at the thin first step of the lower electrode. Finally, the RTD was passivated by the SiN film.
A cross sectional SEM photograph of the RTD fabricated by the self-aligned process is shown in Fig. 3 . The lower electrode and the RTD mesa separate due to side-etching by about 0.2 µm. The lower and upper electrodes also separate because the first step of the lower electrode is thin. Moreover, we can sufficiently see the SiN passivation film in the cavity at the side of the RTD. Our fabricated self-aligned process with the two-step electrode enables a thin RTD to decrease the distance between an RTD mesa and a lower electrode from 1.5 µm to 0.2 µm.
Results and Discussion
An equivalent circuit model of RTDs consists of parallel conductance and capacitance and parasitic series resistance, as shown in Fig. 2 . We evaluated these values by using an S-parameter measurement. Then, the total series resistance (R s ) was obtained. The area dependence of R s is shown in Fig. 4 . The R s of the RTD fabricated by the self-aligned process is much smaller than by the conventional process. The R s of an RTD with an area of 3 3 µm 2 decreased from 20.0 to 8.5 Ω. This indicates that the horizontal resistance at the cap layer of the HEMT with the two-step electrode self-aligned process is extremely reduced. Figure 5 shows a 10 Gbit/s eye-diagram of the RZ-DFF circuits fabricated using a two-step electrode self-aligned process. These results imply that the process is very useful for fabricating highly integrated RTD/HEMT circuits.
Conclusions
We developed a two-step electrode self-aligned RTD process, which enables to reduce both the difference in the mesa height between the RTD and HEMT and the parasitic series resistance of the RTD. The RZ-DFF RTD/HEMT circuits that was fabricated using this process operated at 10 Gbit/s. We, then, concluded that a two-step electrode self-aligned process is promising technology to open the door to highly integrated RTD/HEMT circuits. 
